Tuesday, December 29, 2015

CMIS 310 Homework 6 (UMUC)


CMIS 310 Homework 6 (UMUC)
This homework is worth 10% of your course grade.

Read each problem carefully.  Failure to follow the instructions for a problem will result in a zero score for that problem.

Submit the completed Homework via Assignment in LEO.
A 32-bit computer has two selector channels and one multiplexor channel. Each selector channel supports two magnetic disk and two magnetic tape units.  The multiplexor channel has two line printers, two card readers, and five VDT terminals connected to it.  Assume the following transfer rates.
Given the following set of events, show which routines the CPU is executing for times 0 to 100 ns.  Each handler routine (with its interrupt request) takes 20 ns to complete.  The priority of the interrupts ranges from IRQ6 as the highest priority interrupt to IRQ0 as the lowest priority interrupt.
Do Exercise 8 in Chapter 7 (Input/Output and Storage Systems) of Null and Lobur
Do Exercise 11 in Chapter 7 (Input/Output and Storage Systems) of Null and Lobur

Do Exercise 19 in Chapter 7 (Input/Output and Storage Systems)  of Null and Lobur

No comments:

Post a Comment